

United States Patent and Trademark Office

MERCE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/617,391	07/11/2003	Tamio Ikehashi	240192US2	3324
22850	7590 08/10/2004		EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.			TRAN, MICHAEL THANH	
	UKE STREET ANDRIA, VA 22314		ART UNIT	PAPER NUMBER
111111111111111111111111111111111111111	,		2818	
			DATE MAILED: 08/10/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/617,391	IKEHASHI, TAMIO				
Office Action Summary	Examiner	Art Unit				
	Michael t Tran	2818				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tim ly within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on July 11, 2003 through November 10, 2003.						
· ·						
·						
Disposition of Claims	ex parte quayio, 1000 o.b. 11, 10					
· _						
 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☒ Claim(s) 1 and 14 is/are rejected. 7) ☒ Claim(s) 2-13,15 and 16 is/are objected to.)⊠ Claim(s) <u>1 and 14</u> is/are rejected.)⊠ Claim(s) <u>2-13,15 and 16</u> is/are objected to.					
Application Papers						
9) The specification is objected to by the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
a) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureat* See the attached detailed Office action for a list	nts have been received. Its have been received in Applicationity documents have been received in Applicationity documents have been received in the contract of the contract o	on No ed in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary (PTO-413)					
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date <u>101003</u>. 	Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:	ate Patent Application (PTO-152)				

Art Unit: 2818

DETAILED ACTION

In response to the Communications dated July 11, 2003 through November 10,
 2003, claims 1-16 are active in this application.

Foreign Priority

- 2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)
- (d), which papers have been placed of record in the file.

Information Disclosure Statement

3. The information disclosure statement filed October 10, 2003 has been considered.

Claim Objections

4. Claims 2-13, 15, and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim Rejections – 35 U.S.C. § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Art Unit: 2818

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- 6. Claim 1 is rejected under 35 U.S.C 102(b) as being anticipated by Kanbara [U.S. Patent #5,036,231].

With respect to claim 1, Kanbara discloses a semiconductor memory device comprising: a device substrate having a semiconductor layer separated by a dielectric layer from a base substrate [see column 1, lines 10-20 – in the cited section, Kanbara states that there are related cases with regard to the disclosed invention. The related cases [U.S. Patent 5,060,034; and 5,079,606] disclose the substrate structure]; a memory cell array having a plurality of memory cells formed and arranged on said semiconductor layer of said device substrate, each said memory cell having a MOS transistor structure with a body in an electrically floating state to store data based on a majority carrier accumulation state of said body [see column 1, lines 10-20]; and a sense amplifier circuit configured to performed data read out of said memory cell array, said sense amplifier circuit including a bipolar transistor for performing current amplification of a memory cell selected during data reading [see column 1, lines 20-35].

Art Unit: 2818

Claim Rejections - 35 U.S.C. § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claim 14 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Kanbara [U.S. Patent # 5,036,231] in view of Wiedmann et al. [U.S. Patent # 5,453,949].

Kanbara discloses a semiconductor memory device comprising: a device substrate having a semiconductor layer separated by a dielectric layer from a base substrate [see column 1, lines 10-20 – in the cited section, Kanbara states that there are related cases with regard to the disclosed invention. The related cases [U.S. Patent 5,060,034; and 5,079,606] disclose the substrate structure]; a memory cell array having a plurality of memory cells formed and arranged on said semiconductor layer of said device substrate, each said memory cell having a MOS transistor structure with a body in an electrically floating state to store data based on a majority carrier accumulation state of said body [see column 1, lines 10-20]; and a sense amplifier circuit configured to performed data read out of said memory cell array, said sense amplifier circuit including a bipolar transistor for performing current amplification of a memory cell selected during data reading [see column 1, lines 20-35].

Kanbara discloses all of the above mentioned but is silent about the fact that the memory contain a wordline driver arranged by using a bipolar transistor. However, Wiedmann et al. disclose, in column 4, lines 15-25 that it is well known and necessary for a memory device to have a wordline driver in order to facilitate data. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the Kanbara memory circuit element to include a wordline driver as taught by Wiedmann et al., since Wiedmann et al. show that it is well known and advantageous in the art to provide a memory circuit element with a wordline driver arranged by using a bipolar transistor in order to drive the large capacitance of the word lines [see column 4, lines 15-25].

Allowable Subject Matter

- 9. The following is an Examiner's statement of reasons for the indication of allowable subject matter: the prior art of records does not show (in addition to the other elements in the claim) the following:
 - Said sense amplifier circuit has a pre-sense amplifier including said bipolar transistor and a main sense amplifier for amplification of an output of said presense amplifier.
 - Said word-line driver has a pull-up lateral transistor and a pull-down lateral transistor which are formed at said semiconductor layer of said device substrate.

Art Unit: 2818

Conclusion

10. When responding to the Office action, Applicants are advised to provide the Examiner with line and page numbers of the application and/or references cited to assist the Examiner in the prosecution of this case.

11. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Michael T. Tran whose telephone number is (571) 272-1795. The Examiner can normally be reached on Monday-Thursday from 7:30-6:00 P.M.

12. Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (571) 272-1650.

Michael T. Tran Art Unit 2818 August 6, 2004